ePrints@IIScePrints@IISc Home | About | Browse | Latest Additions | Advanced Search | Contact | Help

A Parallel Architecture for the Computation of Uniform Rational B-Spline Patches

Gopi, Meenaxhi Sundaram and Swami, Manohar (1995) A Parallel Architecture for the Computation of Uniform Rational B-Spline Patches. In: Journal of Parallel and Distributed Computing, 30 (1). pp. 91-98.

[img] PDF
A_parallel-1.pdf
Restricted to Registered users only

Download (1091Kb) | Request a copy

Abstract

Several hardware implementations of lines, circles, and polygons have been reported in the literature. However, the hardware implementation of parametric curves and patches has started to receive similar attention only recently. In this paper, a unified VLSI architecture for generating rational and nonrational uniform B-spline curves and patches is presented along with its performance evaluation. It is shown that this architecture overcomes several limitations of earlier hardware Solutions.

Item Type: Journal Article
Additional Information: Copyright of this article belongs to Elsevier.
Department/Centre: Division of Information Sciences > Supercomputer Education & Research Centre
Division of Electrical Sciences > Computer Science & Automation (Formerly, School of Automation)
Date Deposited: 17 May 2007
Last Modified: 19 Sep 2010 04:38
URI: http://eprints.iisc.ernet.in/id/eprint/10994

Actions (login required)

View Item View Item