ePrints@IIScePrints@IISc Home | About | Browse | Latest Additions | Advanced Search | Contact | Help

Fault tolerance in multiprocessor systems

Biswas, NN and Srinivasa, SH (1987) Fault tolerance in multiprocessor systems. In: Sadhana, 11 (1-2). pp. 93-110.

[img]
Preview
PDF
111.pdf - Published Version

Download (1833Kb)
Official URL: http://www.ias.ac.in/jarch/sadhana/11/00000095.pdf

Abstract

Multiprocessor systems which afford a high degree of parallelism are used in a variety of applications. The extremely stringent reliability requirement has made the provision of fault-tolerance an important aspect in the design of such systems. This paper presents a review of the various approaches towards tolerating hardware faults in multiprocessor systems. It. emphasizes the basic concepts of fault tolerant design and the various problems to be taken care of by the designer. An indepth survey of the various models, techniques and methods for fault diagnosis is given. Further, we consider the strategies for fault-tolerance in specialized multiprocessor architectures which have the ability of dynamic reconfiguration and are suited to VLSI implementation. An analysis of the state-óf-the-art is given which points out the major aspects of fault-tolerance in such architectures.

Item Type: Journal Article
Additional Information: Copyright of this article belongs to Indian Academy of Sciences.
Keywords: Dynamic architecture;ault-tolerance;fault-tolerant com- puter architecture;multiprocessor systems; reconfiguration;system- level diagnosis;VLSI processor arrays.
Department/Centre: Division of Electrical Sciences > Electrical Communication Engineering
Date Deposited: 25 Aug 2009 08:59
Last Modified: 19 Sep 2010 05:31
URI: http://eprints.iisc.ernet.in/id/eprint/20167

Actions (login required)

View Item View Item