ePrints@IIScePrints@IISc Home | About | Browse | Latest Additions | Advanced Search | Contact | Help

Quaternary adder, subtractor and multiplier using quaternary multiplexer

Krishnan, G and Shivaprasad, AP (1987) Quaternary adder, subtractor and multiplier using quaternary multiplexer. In: International Journal of Electronics, 63 (4). 513 -531.

Full text not available from this repository. (Request a copy)
Official URL: http://www.informaworld.com/smpp/content~db=all?co...

Abstract

Multiplexers, as in the case of binary, are very useful building blocks in the development of quaternary systems. The use of quaternary multiplexer (QMUX) in the implementation of quaternary adder, subtractor and multiplier is described in this paper. Quaternary coded decimal (QCD) adder/subtractor and quaternary excess-3 adder/subtractor realization using QMUX are also proposed

Item Type: Journal Article
Additional Information: Copy right of this article belongs to Taylor and Francis Group.
Department/Centre: Division of Electrical Sciences > Electrical Communication Engineering
Date Deposited: 12 Jan 2010 10:17
Last Modified: 12 Jan 2010 10:17
URI: http://eprints.iisc.ernet.in/id/eprint/20506

Actions (login required)

View Item View Item