ePrints@IIScePrints@IISc Home | About | Browse | Latest Additions | Advanced Search | Contact | Help

Compiling Techniques for Coarse Grained Runtime Reconfigurable Architectures

Alle, Mythri and Varadarajan, Keshavan and Fell, Alexander and Nandy, SK (2009) Compiling Techniques for Coarse Grained Runtime Reconfigurable Architectures. In: 5th International Workshop on Applied Reconfigurable Computing, Mar 16-18, 2009, Karlsruhe, Germany.

Full text not available from this repository. (Request a copy)

Abstract

In this paper we develop compilation techniques for the realization of applications described in a High Level Language (HLL) onto a Runtime Reconfigurable Architecture. The compiler determines Hyper Operations (HyperOps) that are subgraphs of a data flow graph (of an application) and comprise elementary operations that have strong producer-consumer relationship. These HyperOps are hosted on computation structures that are provisioned on demand at runtime. We also report compiler optimizations that collectively reduce the overheads of data-driven computations in runtime reconfigurable architectures. On an average, HyperOps offer a 44% reduction in total execution time and a 18% reduction in management overheads as compared to using basic blocks as coarse grained operations. We show that HyperOps formed using our compiler are suitable to support data flow software pipelining.

Item Type: Conference Paper
Additional Information: Copyright of this article belongs to Springer.
Department/Centre: Division of Mechanical Sciences > Mechanical Engineering
Date Deposited: 02 Jul 2009 12:41
Last Modified: 02 Jul 2009 12:41
URI: http://eprints.iisc.ernet.in/id/eprint/21035

Actions (login required)

View Item View Item