Dan, Surya Shankar and Mahapatra, Santanu (2009) Modeling and analysis of energy quantization effects on single electron inverter performance. In: Physica E: Low-dimensional Systems and Nanostructures, 41 (8). pp. 1410-1416.
6.pdf - Published Version
Restricted to Registered users only
Download (839Kb) | Request a copy
In this paper, for the first time, the effects of energy quantization on single electron transistor (SET) inverter performance are analyzed through analytical modeling and Monte Carlo simulations. It is shown that energy quantization mainly changes the Coulomb blockade region and drain current of SET devices and thus affects the noise margin, power dissipation, and the propagation delay of SET inverter. A new analytical model for the noise margin of SET inverter is proposed which includes the energy quantization effects. Using the noise margin as a metric, the robustness of SET inverter is studied against the effects of energy quantization. A compact expression is developed for a novel parameter quantization threshold which is introduced for the first time in this paper. Quantization threshold explicitly defines the maximum energy quantization that an SET inverter logic circuit can withstand before its noise margin falls below a specified tolerance level. It is found that SET inverter designed with CT:CG=1/3 (where CT and CG are tunnel junction and gate capacitances, respectively) offers maximum robustness against energy quantization.
|Item Type:||Journal Article|
|Additional Information:||copyright of this article belongs to Elsevier Science.|
|Keywords:||Single electron transistor; Energy quantization; Logic inverter; Noise margin|
|Department/Centre:||Division of Electrical Sciences > Electronic Systems Engineering (Formerly, (CEDT) Centre for Electronic Design & Technology)|
|Date Deposited:||06 Jan 2010 07:09|
|Last Modified:||19 Sep 2010 05:41|
Actions (login required)