Joseph, PJ and Vaswani, Kapil and Thazhuthaveetil, Matthew J (2006) Construction and use of linear regression models for processor performance analysis. In: 12th International Symposium on High-Performance Computer Architecture,, Feb 11-15, 2006, Austin,TX,, pp. 99-108.
HPCA2006.pdf - Published Version
Restricted to Registered users only
Download (404Kb) | Request a copy
Processor architects have a challenging task of evaluating a large design space consisting of several interacting parameters and optimizations. In order to assist architects in making crucial design decisions, we build linear regression models that relate Processor performance to micro-architecture parameters, using simulation based experiments. We obtain good approximate models using an iterative process in which Akaike's information criteria is used to extract a good linear model from a small set of simulations, and limited further simulation is guided by the model using D-optimal experimental designs. The iterative process is repeated until desired error bounds are achieved. We used this procedure to establish the relationship of the CPI performance response to 26 key micro-architectural parameters using a detailed cycle-by-cycle superscalar processor simulator The resulting models provide a significance ordering on all micro-architectural parameters and their interactions, and explain the performance variations of micro-architectural techniques.
|Item Type:||Conference Paper|
|Additional Information:||Copyright of this article belongs to Institute of Electrical and Electronics Engineers.|
|Department/Centre:||Division of Electrical Sciences > Computer Science & Automation (Formerly, School of Automation)|
|Date Deposited:||28 Sep 2010 08:58|
|Last Modified:||28 Sep 2010 08:58|
Actions (login required)