ePrints@IIScePrints@IISc Home | About | Browse | Latest Additions | Advanced Search | Contact | Help

Parallel circuit partitioning on a reduced array architecture

Ravikumar, CP and Sastry, S and Patnaik, LM (1989) Parallel circuit partitioning on a reduced array architecture. In: Computer-Aided Design, 21 (7). pp. 447-455.

[img] PDF
parallel.pdf - Published Version
Restricted to Registered users only

Download (822Kb) | Request a copy
Official URL: http://dx.doi.org/10.1016/0010-4485(89)90131-0

Abstract

The physical design of a VLSI circuit involves circuit partitioning as a subtask. Typically, it is necessary to partition a large electrical circuit into several smaller circuits such that the total cross-wiring is minimized. This problem is a variant of the more general graph partitioning problem, and it is known that there does not exist a polynomial time algorithm to obtain an optimal partition. The heuristic procedure proposed by Kernighan and Lin1,2 requires O(n2 log2n) time to obtain a near-optimal two-way partition of a circuit with n modules. In the VLSI context, due to the large problem size involved, this computational requirement is unacceptably high. This paper is concerned with the hardware acceleration of the Kernighan-Lin procedure on an SIMD architecture. The proposed parallel partitioning algorithm requires O(n) processors, and has a time complexity of O(n log2n). In the proposed scheme, the reduced array architecture is employed with due considerations towards cost effectiveness and VLSI realizability of the architecture.The authors are not aware of any earlier attempts to parallelize a circuit partitioning algorithm in general or the Kernighan-Lin algorithm in particular. The use of the reduced array architecture is novel and opens up the possibilities of using this computing structure for several other applications in electronic design automation.

Item Type: Journal Article
Additional Information: Copyright of this article belongs to Elsevier Science.
Keywords: Electronic design automation;VLSI design;hardware accelerators; VLSI layout;circuit partitioning;reduced array architecture.
Department/Centre: Division of Electrical Sciences > Computer Science & Automation (Formerly, School of Automation)
Date Deposited: 06 Aug 2010 04:34
Last Modified: 19 Sep 2010 06:13
URI: http://eprints.iisc.ernet.in/id/eprint/31145

Actions (login required)

View Item View Item