Das, Bishnu Prasad and Amrutur, Bharadwaj and Jamadagni, HS (2006) Critical path modeling for dynamic voltage scaling (DVS) in low power applications. In: VLSI Design and Test Symposium, June 2006.
Full text not available from this repository.| Item Type: | Conference Paper |
|---|---|
| Department/Centre: | Division of Electrical Sciences > Electrical Communication Engineering |
| Date Deposited: | 10 Nov 2011 04:53 |
| Last Modified: | 10 Nov 2011 04:53 |
| URI: | http://eprints.iisc.ernet.in/id/eprint/42012 |
Actions (login required)
 |
View Item |
