ePrints@IIScePrints@IISc Home | About | Browse | Latest Additions | Advanced Search | Contact | Help

Interference in Multiprocessor Systems with Localized Memory Access Probabilities

Sethi, AS and Deo, N (1979) Interference in Multiprocessor Systems with Localized Memory Access Probabilities. In: IEEE Transactions on Computers, C28 (2). pp. 157-163.

[img] PDF
Interference_in_Multiprocessor.pdf - Published Version
Restricted to Registered users only

Download (1182Kb) | Request a copy
Official URL: http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumb...

Abstract

Past studies of memory interference in multiprocessor systems have generally assumed that the references of each processor are uniformly distributed among the memory modules. In this paper we develop a model with local referencing, which reflects more closely the behavior of real-life programs. This model is analyzed using Markov chain techniques and expressions are derived for the multiprocessor performance. New expressions are also obtained for the performance in the traditional uniform reference model and are compared with other expressions-available in the literature. Results of a simulation study are given to show the accuracy of the expressions for both models.

Item Type: Journal Article
Additional Information: Copyright 1979 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
Keywords: Markov chain models;memory interference;multiprocessors; performance evaluation;simulation.
Department/Centre: Division of Electrical Sciences > Computer Science & Automation (Formerly, School of Automation)
Date Deposited: 27 Dec 2011 09:45
Last Modified: 27 Dec 2011 09:45
URI: http://eprints.iisc.ernet.in/id/eprint/42791

Actions (login required)

View Item View Item