ePrints@IIScePrints@IISc Home | About | Browse | Latest Additions | Advanced Search | Contact | Help

Performance modeling and architecture exploration of network processors

Govind, S and Govindarajan, R (2006) Performance modeling and architecture exploration of network processors. In: Second International Conference on the Quantitative Evaluation of Systems, 2005., 19-22 Sept. 2005.

[img] PDF
Performance_Modeling.pdf - Published Version
Restricted to Registered users only

Download (302Kb) | Request a copy
Official URL: http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumb...

Abstract

This paper proposes a Petri net model for a commercial network processor (Intel iXP architecture) which is a multithreaded multiprocessor architecture. We consider and model three different applications viz., IPv4 forwarding, network address translation, and IP security running on IXP 2400/2850. A salient feature of the Petri net model is its ability to model the application, architecture and their interaction in great detail. The model is validated using the Intel proprietary tool (SDK 3.51 for IXP architecture) over a range of configurations. We conduct a detailed performance evaluation, identify the bottleneck resource, and propose a few architectural extensions and evaluate them in detail.

Item Type: Conference Paper
Additional Information: Copyright 2005 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
Department/Centre: Division of Information Sciences > Supercomputer Education & Research Centre
Date Deposited: 08 Mar 2012 10:04
Last Modified: 08 Mar 2012 10:04
URI: http://eprints.iisc.ernet.in/id/eprint/43730

Actions (login required)

View Item View Item