Das, Pratap Kumar and Amrutur, Bharadwaj (2012) An Accurate Fractional Period Delay Generation System. In: IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 61 (7). pp. 1924-1932.
ieee_tran_inst_meas_61-7_2012.pdf - Published Version
Restricted to Registered users only
Download (1170Kb) | Request a copy
An all-digital technique is proposed for generating an accurate delay irrespective of the inaccuracies of a controllable delay line. A subsampling technique-based delay measurement unit (DMU) capable of measuring delays accurately for the full period range is used as the feedback element to build accurate fractional period delays based on input digital control bits. The proposed delay generation system periodically measures and corrects the error and maintains it at the minimum value without requiring any special calibration phase. Up to 40x improvement in accuracy is demonstrated for a commercial programmable delay generator chip. The time-precision trade-off feature of the DMU is utilized to reduce the locking time. Loop dynamics are adjusted to stabilize the delay after the minimum error is achieved, thus avoiding additional jitter. Measurement results from a high-end oscilloscope also validate the effectiveness of the proposed system in improving accuracy.
|Item Type:||Journal Article|
|Additional Information:||6th IEEE International Symposium on Medical Measurements and Applications (MeMeA), Bari, ITALY, MAY 30-31, 2011|
|Keywords:||Accuracy; asynchronous subsampling; clock skew measurement; delay locked loop (DLL); differential nonlinearity (DNL); digital-to-phase converter (DPC); field programmable gate array (FPGA); integral nonlinearity (INL); phase-locked loop (PLL); precision; programmable delay generator; programmable phase generator; time-to-digital converter (TDC)|
|Department/Centre:||Division of Electrical Sciences > Electrical Communication Engineering|
|Date Deposited:||17 Jul 2012 11:25|
|Last Modified:||17 Jul 2012 11:25|
Actions (login required)