ePrints@IIScePrints@IISc Home | About | Browse | Latest Additions | Advanced Search | Contact | Help

A 5th and 7th Order Harmonic Suppression Scheme for Open-end Winding Asymmetrical Six-phase IM Drive Using Capacitor-fed Inverter

Azeez, Najath Abdul and Mathew, Jaison and Gopakumar, K and Cecati, Carlo (2013) A 5th and 7th Order Harmonic Suppression Scheme for Open-end Winding Asymmetrical Six-phase IM Drive Using Capacitor-fed Inverter. In: 39th Annual Conference of the IEEE Industrial-Electronics-Society (IECON), NOV 10-14, 2013, Vienna, AUSTRIA, pp. 5118-5123.

[img] PDF
iecon_2013_azeez.pdf - Published Version
Restricted to Registered users only

Download (1224Kb) | Request a copy
Official URL: http://dx.doi.org/10.1109/IECON.2013.6699966

Abstract

Voltage source inverter (VSI) fed six-phase induction motor drives have high 6n +/- 1; n = odd order harmonic currents, due to absence of back emf for these currents. To suppress these harmonic currents, either bulky inductive harmonic filters or complex pulse width modulation (PWM) techniques have to be used. This paper proposes a simple harmonic elimination scheme using capacitor fed inverters, for an asymmetrical six-phase induction motor VSI fed drive. Two three phase inverters fed from a single capacitor is used on the open-end side of the motor, to suppress 6n +/- 1; n = odd order harmonics. A PWM scheme that can suppress the harmonics, as well as balance the capacitor voltage is also proposed. The capacitor fed inverters are switched so that the fundamental voltage is not affected. The proposed scheme is verified using MATLAB Simulink simulation at different speeds. The effectiveness of the scheme is demonstrated by comparing the results with those obtained by disabling the capacitor fed inverters. Experimental results are also provided to validate the functionality of the proposed controller.

Item Type: Conference Paper
Related URLs:
Additional Information: Copyright for this article belongs to the IEEE.
Department/Centre: Division of Electrical Sciences > Electronic Systems Engineering (Formerly, (CEDT) Centre for Electronic Design & Technology)
Date Deposited: 07 Apr 2014 06:55
Last Modified: 07 Apr 2014 07:02
URI: http://eprints.iisc.ernet.in/id/eprint/48786

Actions (login required)

View Item View Item