ePrints@IIScePrints@IISc Home | About | Browse | Latest Additions | Advanced Search | Contact | Help

Synthesis of Congurable Architectures for DSP Algorithms

Ramanathan, S and Visvanathan, V and Nandy, SK (1999) Synthesis of Congurable Architectures for DSP Algorithms. In: Twelfth International Conference On VLSI Design, 1999, 7-10 January, Goa,India, pp. 350-357.

[img]
Preview
PDF
synthesis.pdf

Download (313Kb)

Abstract

ASICs offer the best realization of DSP algorithms in terms of performance, but the cost is prohibitive, especially when the volumes involved are low. However, if the architecture synthesis trajectory for such algorithms is such that the target architecture can be identified as an interconnection of elementary parameterized computational structures, then it is possible to attain a close match, both in terms of performance and power with respect to an ASIC, for any algorithmic parameters of the given algorithm. Such an architecture is weakly programmable (configurable) and can be viewed as an application specific instruction-set processor (ASIP). In this work, we present a methodology to synthesize ASIPs for DSP algorithms.

Item Type: Conference Paper
Additional Information: Copyright 1990 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
Department/Centre: Division of Information Sciences > Supercomputer Education & Research Centre
Date Deposited: 09 Mar 2006
Last Modified: 19 Sep 2010 04:24
URI: http://eprints.iisc.ernet.in/id/eprint/5866

Actions (login required)

View Item View Item