Systolic Architectures in Curve Generation

Mathias, PC and Patnaik, LM and Ramesh, Sudha (1989) Systolic Architectures in Curve Generation. In: Computers & Graphics, 13 (4). pp. 561-567.

PDF sostolic.pdf Restricted to Registered users only Download (423Kb) | Request a copy

Abstract

The use of B-spline polynomials for the generation and display of smooth curves and surfaces in computer graphics is widely accepted. However, the algorithms to generate such smooth curves and surfaces using B-spline polynomials are compute-intensive. In this paper we propose systolic architectures for B-spline generation and inversion. The systolic architecture for the generation of a degree m B-spline curve is a triangular array requiring m(m + 1)/2 processing cells. A linear array is used for inversion. These architectures have been realized on an experimental hardware using six Intel 8086 microprocessor boards, for cubic B-spline curves. The architectures are studied in detail and performance results are tabulated. It is observed that a speedup of nearly six can be obtained with six processors.

Item Type:	Journal Article
Additional Information:	Copyright of this article belongs to Elsevier.
Department/Centre:	Division of Chemical Sciences > Sophisticated Instruments Facility
Date Deposited:	02 Jun 2006
Last Modified:	19 Sep 2010 04:29
URI:	http://eprints.iisc.ernet.in/id/eprint/7486

Actions (login required)

View Item