ePrints@IIScePrints@IISc Home | About | Browse | Latest Additions | Advanced Search | Contact | Help

Browse by Author

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Group by: Item Type | No Grouping
Number of items: 87.

Book Chapter

Sukumar, Jairam and Bhat, Navakanta and Lata, Kusum and Roy, Subir K (2010) Formal Verification of Hybrid Automotive Systems. [Book Chapter]

Conference Proceedings

Prasad, AVSS and Venkatesh, KP and Bhat, Navakanta and Pratap, Rudra (2014) Electrothermally tunable MEMS filters. In: Conference on Reliability, Packaging, Testing, and Characterization of MOEMS/MEMS, Nanodevices, and Nanomaterials XIII, FEB 03-04, 2014, San Francisco, CA.

Sai, Ranajit and Kulkarni, Suresh D and Vinoy, KJ and Bhat, Navakanta and Shivashankar, SA (2012) Energy-efficient synthesis of ferrite powders and films. In: MRS Symposium 2011, 2011, Cambridge.

Sai, Ranajit and Kulkarni, Suresh D and Vinoy, KJ and Bhat, Navakanta and Shivashankar, SA (2012) Low-thermal-budget solution processing of thin films of zinc ferrite and other complex oxides. In: Solution Processing of Inorganic and Hybrid Materials for Electronics and Photonics, 2011, Cambridge.

Dwivedi, Satyam and Amrutur, Bharadwaj S and Bhat, Navakanta (2011) Power scalable digital baseband architecture for IEEE 802.15.4. In: 2011 24th International Conference on VLSI Design (VLSI Design), 2-7 Jan. 2011, Chennai.

Conference Paper

Prashanth, Gurusiddappa R and Murali, Pramod and Varma, Manoj M and Bhat, Navakanta (2012) In-situ impedance spectroscopy of layer-by-layer self-assembly of polyelectrolytes. In: 2012 International Conference on Emerging Electronics (ICEE), 15-17 Dec. 2012, Mumbai.

Siva Rama Krishna, V and Bhat, Navakanta and Amrutur, Bharadwaj S and Chakrapani, K and Sampath, S (2011) Detection of glycated hemoglobin using 3-Aminophenylboronic acid modified graphene oxide. In: 2011 IEEE/NIH Life Science Systems and Applications Workshop (LiSSA), 7-8 April 2011, Bethesda, MD.

Ajayan, KR and Bhat, Navakanta (2011) Device oriented statistical modeling method for process variability in 45nm analog CMOS technology. In: 16th International Workshop on Physics of Semiconductor Devices, December 19, 2011, Kanpur, India.

Majumdar, Kausik and Kallat, Sangeeth and Bhat, Navakanta (2011) Graphene transistors for CMOS applications: opportunities and challenges. In: International Workshop on Physics of Semiconductor Devices, 19-22 December, 2011., IIT, Kanpur, India.

Medury, Aditya Sankar and Bhat, Navakanta and Bhat, KN (2011) Temperature dependence of threshold voltage for ultra thin silicon film symmetric double-gate MOSFETs. In: International Workshop on Physics of Semiconductor Devices, 19-22 Dec, 2011, Indian Institute of Technology Kanpur.

Mohan, S and Bhat, Navakanta and Pratap, Rudra and Jamadagni, HS and Shivashankar, SA and Ananthasuresh, GK and Venkataraman, V and Vinoy, KJ and Vasi, J. M. and Rao, V. Ramgopal and Kottantharayil, Anil and Contractor, A. Q. (2010) Centers of Excellence in Nanoelectronics in India. In: 18th Biennial University/Government/Industry Micro-Nano Symposium, JUN 28-JUL 01, 2010, Purdue Univ, West Lafayette.

Medury, AdityaSankar and Majumdar, Kausik and Bhat, Navakanta and Bhat, KN (2010) A Compact Model incorporating Quantum Effects for Ultra-Thin-Body Double-Gate MOSFETs. In: 3rd IEEE International Nanoelectronics Conference, JAN 03-08, 2010 , City Univ Hong Kong, pp. 1134-1135.

Majumdar, Kausik and Murali VRM, Kota and Bhat, Navakanta and Xia, Fengnian and Lin, Yu-Ming (2010) High On-Off Ratio Bilayer Graphene Complementary Field Effect Transistors. In: International Electron Devices Meeting (IEDM), DEC 06-08, 2010 , San Francisco, CA.

Mishra, Vijay and Ananthasuresh, GK and Bhat, Navakanta and Jamadagni, HS and Mohan, S and Murthy, TUMS and Pratap, Rudra and Shivashankar, SA and Venkataraman, V and Vinoy, KJ and Nageswari, K and Contractor, AQ and Kottantharayil, Anil and Pinto, R and Rao, Ramgopal V and Vasi, JM (2010) Indian Nanoelectronics Users Program An Outreach Vehicle to Expedite Nanoelectronics Research in India. In: 18th Biennial University/Government/Industry Micro-Nano Symposium, JUN 28-JUL 01, 2010, Purdue Univ, West Lafayette.

Charanjeet Kaur, Malhi and Pratap, Rudra and Bhat, Navakanta (2009) MOSFET based MEMS Microphone with Wide Frequency Band. In: International Conference on MEMS (ICMEMS 2009), January 3-5, 2009, IIT Madras.

Kaur, Malhi Charanjeet and Pratap, Rudra and Bhat, Navakanta (2009) Design of a high sensitivity FET integrated MEMS microphone. In: 23rd Eurosensors Conference, SEP 06-09, 2009, Lausanne, pp. 875-878.

Bhat, Navakanta and Jayaraman, Balaji and Pratap, Rudra and Bagga, Shobi and Mohan, S (2009) Integrated CMOS Gas Sensors. In: 2nd International Workshop on Electron Devices and Semiconductor Technology, JUN 01-02, 2009, Bombay, INDIA, pp. 31-35.

Anand, S and Bhat, Navakanta and Bhat, KN and Mohan, S (2009) A Surface Modification Process for Lift-Off Applications using Direct Write Laser Lithography. In: Proc. of International Conference on MEMS 2009 .

David, Rakesh Gnana J and Bhat, Navakanta (2008) A low power, process invariant keeper design for high speed dynamic logic circuits. In: ISCAS, 18-21 May 2008 , Seattle, WA .

Krishna, Siva Rama V and Bhat, Navakanta and Amrutur, Bharadwaj and Sampath, S (2008) Micromachined Electrochemical Cell Platform for Biosensors. In: International Conference on Smart Materials Structures and Systems, Bangalore, India, Bangalore, India.

Sankaragomathi, Kannan A and Sahoo, Manodipan and Dwivedi, Satyam and Amrutur, Bharadwaj S and Bhat, Navakanta (2008) Optimal Power and Noise for Analog and Digital Sections of a Low Power Radio Receiver. In: International Symposium on Low Power Electronics and Design, Bangalore.

Jayaraman, Balaji and Bhat, Navakanta and Pratap, Rudra (2008) Thermal analysis of microheaters using mechanical dynamic response. In: International Conference on Smart Materials, Structures and Systems (ISSS).

Hegde, Santosh and Thejas, * and Bhat, Navakanta (2008) Universal capacitance sensor. In: International Conference on Smart Materials, Structures and Systems (ISSS).

Kumar, PR and Venkatesh, C and Pratap, R and Bhat, Navakanta (2007) C-V Characterization of a Mems Torsional Varactor. In: International Conference on Advanced Materials (ICAM), IUMRS, Bangalore, Oct.2007, Bangalore.

Bhat, Navakanta and Venkatesh, C (2007) Impact of Beam Dimensions on Torsional Varactor. In: International Conference on Advanced Materials (ICAM), IUMRS, Bangalore, Oct.2007, Bangalore.

Dwivedi, Satyam and Amrutur, Bharadwaj and Bhat, Navakanta (2007) Optimizing resolution of signals in a low-IF receiver. In: IEEE ISSCS 2007, Romania, Europe, 13-14 July 2007 , Romania.

Jayaraman, Balaji and Bhat, Navakanta (2007) High precision 16-bit readout gas sensor interface in 0.13im CMOS. In: International Symposium on Circuits and Systems, New orleans, USA, May 2007, USA.

Deepak, GC and Bhat, Navakanta and Shivashankar, SA (2007) Structural and Electrical Properties of Er 203 Thin Films Deposited by RF Sputtering for Gate Dielectric Applications. In: E1-0586, 211th ECS Meeting, Chicago, USA, May 2007, USA.

Jayaraman, Balaji and Bhat, Navakanta (2007) High Precision 16-bit Readout Gas Sensor Interface in $0.13\mu m \hspace{2mm} CMOS$. In: IEEE International Symposium on Circuits and Systems:ISCAS 2007, 27-30 May 2007, New Orleans, LA, USA, pp. 3071-3074.

Harish, BP and Bhat, Navakanta and Patil, Mahesh B (2007) Process variability-aware statistical hybrid modeling of dynamic power dissipation in 65 nm CMOS designs. In: International Conference on Computing - Theory and Applications (ICCTA 2007), MAR 05-07, 2007, Calcutta.

Venkatesh, C and Bhat, Navakanta (2007) Reliability analysis of torsional varactor. In: 14th International Symposium on the Physical and Failure Analysis of Integrated Circuits, JUL 11-13, 2007, Bangalore.

Harish, BP and Bhat, Navakanta and Patil, Mahesh B (2006) Modeling of the Effects of Process Variations on Circuit Delay at 65nm. In: 2005 IEEE Conference on Electron Devices and Solid-State Circuits, 19-21 Dec. 2005, Bangalore, pp. 761-764.

Bagga, S and Mohan, S and Bhat, Navakanta (2006) Gas Sensor Interface ASIC on 0.7Dm CMOS Technology. In: IEEE VLSI Design and Test Symposium, , August 2006, Goa.

Sandeep, K and Bhat, Navakanta and Kshirasagar, C (2006) General Purpose Capacitive Sensing Circuit using Correlated Double sampling. In: IEEE VLSI Design and Test Symposium, August 2006, Goa.

Jayaram, S and Bhat, Navakanta (2006) Integrated Stability Analysis Methods for Hybrid Systems. In: IEEE VLSI Design and Test Symposium,, August 2006, Goa.

Sivaramakrishna, K and Jayant, K and Bhat, Navakanta (2006) A Novel CMOS Compatible Three Terminal 3D Tunable Micro Inductor. In: IEEE VLSI Design and Test Symposium, , August 2006, Goa.

Harish, BP and Bhat, Navakanta (2006) Resistive Modeling of Estimation of Static Leakage Power in Nanoscale CMOS. In: IMAPS India National Conference, , December 2006, Hyderabad.

Jayaraman, Balaji and Bhat, Navakanta (2006) System Level Modeling and Simulation of a Gas Sensor Interface. In: IMAPS India National Conference, December 2006, Hyderabad.

Jayaraman, Balaji and Bhat, Navakanta (2006) A Temperature Independent Current Source on 0.13µm CMOS Technology. In: CODEC, Kolkata, January 2006, Kolkata.

Jayant, K and Gatty, Hithesh and Bhat, Navakanta (2006) A novel low actuation Voltage switch using the concept of displacement amplification. In: Proceedings Indo-Chinese Workshop on MEMS Devices and Related Technologies, , April 2006, NPL India.

Srinivasan, R and Bhat, Navakanta (2005) Impact of Channel Engineering on Unity Gain Frequency and Noise-Figure in 90nm NMOS Transistor for RF Applications. In: 18th International Conference on VLSI Design, 2005, 3-7 January, Kolkata, India, 392 -396.

Srinivasaiah, HC and Bhat, Navakanta (2004) Response Surface Modeling of 100 nm CMOS Process Technology using Design of Experiment. In: 17th International Conference on VLSI Design, 2004, 5-9 January, Mumbai,India, 285 -290.

Srinivasaiah, HC and Bhat, Navakanta (2002) Implant Dose Sensitivity of $0.1\hspace{5mm}{\mu}m$ CMOS Inverter Delay. In: 7th Asia and South Pacific Design Automation Conference 15th International Conference on VLSI Design, 2002. ASP-DAC 2002, 7-11 January, Bangalore,India, 225 -230.

Conference Poster

Harish, BR and Bhat, Navakanta and Patil, Mahesh B (2007) Process Variation Aware Estimation of Static Leakage Power in Nano-CMOS. In: SISPAD, Vienna, Austria, Vienna, Austria.

Journal Article

Basu, Palash Kumar and Indukuri, Deepthi and Keshavan, Sandeep and Navratna, Vikas and Vanjari, Siva Rama Krishna and Raghavan, Srinivasan and Bhat, Navakanta (2014) Graphene based E. coli sensor on flexible acetate sheet. In: SENSORS AND ACTUATORS B-CHEMICAL, 190 . pp. 342-347.

Ganapathi, Kolla Lakshmi and Bhat, Navakanta and Mohan, Sangeneni (2014) Influence of O-2 flow rate on HfO2 gate dielectrics for back-gated graphene transistors. In: SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 29 (5).

Chandrasekar, Hareesh and Mohan, Nagaboopathy and Bardhan, Abheek and Bhat, KN and Bhat, Navakanta and Ravishankar, N and Raghavan, Srinivasan (2013) An early in-situ stress signature of the AlN-Si pre-growth interface for successful integration of nitrides with (111) Si. In: Applied Physics Letters, 103 (21). 211902_1-211902_.

Ganapathi, Kolla Lakshmi and Bhat, Navakanta and Mohan, Sangeneni (2013) Optimization of HfO2 films for high transconductance back gated graphene transistors. In: Applied Physics Letters, 103 (7). 073105_1-073105_5.

Padmanabhan, Revathy and Bhat, Navakanta and Mohan, Sangeneni (2013) Performance and reliability of Gd2O3 and stacked Gd2O3-Eu2O3 metal-insulator-metal capacitors. In: IEEE Transactions on Electron Devices, 60 (5). pp. 1523-1528.

Medury, Aditya Sankar and Bhat, KN and Bhat, Navakanta (2013) Analysis of size quantization and temperature effects on the threshold voltage of thin silicon film double-gate metal-oxide-semiconductor field-effect transistor (MOSFET). In: JOURNAL OF APPLIED PHYSICS, 114 (1).

Sai, Ranajit and Vinoy, KJ and Bhat, Navakanta and Shivashankar, SA (2013) CMOS-Compatible and Scalable Deposition of Nanocrystalline Zinc Ferrite Thin Film to Improve Inductance Density of Integrated RF Inductor. In: IEEE TRANSACTIONS ON MAGNETICS, 49 (7). pp. 4323-4326.

Sridharan, Sindhuja and Bhat, Navakanta and Bhat, KN (2013) Silicon surface texturing with a combination of potassium hydroxide and tetra-methyl ammonium hydroxide etching. In: APPLIED PHYSICS LETTERS, 102 (2).

Padmanabhan, Revathy and Bhat, Navakanta and Mohan, S (2012) High-Performance Metal-Insulator-Metal Capacitors Using Europium Oxide as Dielectric. In: IEEE Transactions on Electron Devices, 59 (5). pp. 1364-1370.

Vanjari, Siva Rama Krishna and Deepthi, I and Sandeep, K and Amrutur, Bharadwaj and Bhat, Navakanta and Srinivasan, Sampath (2012) Bufferless lysis of erythrocytes for isolation of hemoglobin using modified cellulose acetate membranes. In: Biotechnology and Bioprocess Engineering (BBE), 17 (2). pp. 309-315.

Venkatesh, Chenniappan and Bhat, Navakanta and Vinoy, KJ and Grandhi, Satish (2012) Microelectromechanical torsional varactors with low parasitic capacitances and high dynamic range. In: JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 11 (1).

Murali, Pramod and Ranjit, K and Bhat, Navakanta and Banerjee, Gaurab and Amrutur, Bharadwaj and Bhat, KN and Ramamurthy, Praveen C (2012) A CMOS Gas Sensor Array Platform With Fourier Transform Based Impedance Spectroscopy. In: IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 59 (11). pp. 2507-2517.

Majumdar, Kausik and Kallatt, Sangeeth and Bhat, Navakanta (2012) High field carrier transport in graphene: Insights from fast current transient. In: APPLIED PHYSICS LETTERS, 101 (12).

Harish, BP and Bhat, Navakanta (2012) Performance and variability trade-off with gate-to-source/drain overlap length. In: IETE Journal of Research, 58 (2). pp. 130-137.

Muralidharan, Girish and Bhat, Navakanta and Santhanam, Venugopal (2012) Scalable processes for fabricating non-volatile memory devices using self-assembled 2D arrays of gold nanoparticles as charge storage nodes. In: Nanoscale, 3 (11). pp. 4575-4579.

Medury, Aditya Sankar and Bhat, KN and Bhat, Navakanta (2012) Threshold voltage modeling under size quantization for ultra-thin silicon double-gate metal-oxide-semiconductor field-effect transistor. In: Journal of Applied Physics, 112 (2).

Sai, Ranajit and Kulkarni, Suresh D and Vinoy, KJ and Bhat, Navakanta and Shivashankar, SA (2012) ZnFe(2)O(4): Rapid and sub-100 degrees C synthesis and anneal-tuned magnetic properties. In: Journal of Materials Chemistry, 22 (5). pp. 2149-2156.

Majumdar, Kausik and Konjady, Rajaram Shetty and Suryaprakash, Raj Tejas and Bhat, Navakanta (2011) Underlap Optimization in HFinFET in Presence of Interface Traps. In: IEEE Transactions on Nanotechnology, 10 (6). pp. 1249-1253.

Jeyasingh, Rakesh Gnana David and Bhat, Navakanta and Amrutur, Bharadwaj (2011) Adaptive Keeper Design for Dynamic Logic Circuits Using Rate Sensing Technique. In: IEEE Transactions on Very Large Scale Integration Systems, 19 (2). pp. 295-304.

Naik, Gururaj V and Bhat, Navakanta (2011) Poly-ols Based Sol-Gel Synthesis of Zinc Oxide Thin Films. In: Journal of the Electrochemical Society, 158 (2). H85-H87.

Majumdar, Kausik and Bhat, Navakanta and Majhi, Prashant and Jammy, Raj (2010) Effects of Parasitics and Interface Traps on Ballistic Nanowire FET in the Ultimate Quantum Capacitance Limit. In: IEEE Transactions on Electron Devices, 57 (9). pp. 2264-2273.

Majumdar, Kausik and Murali, Kota VRM and Bhat, Navakanta and Lin, Yu-Ming (2010) External Bias Dependent Direct To Indirect Band Gap Transition in Graphene Nanoribbon. In: Nano Letters, 10 (8). pp. 2857-2862.

Ajayan, KR and Bhat, Navakanta (2010) Linear transconductor with flipped voltage follower in 130 nm CMOS. In: Analog Integrated Circuits and Signal Processing, 63 (2). pp. 321-327.

Thathachary, Arun V and Bhat, KN and Bhat, Navakanta and Hegde, MS (2010) Fermi level depinning at the germanium Schottky interface through sulfur passivation. In: Applied Physics Letters, 96 (15).

Majumdar, Kausik and Murali, Kota VRM and Bhat, Navakanta and Lin, Yu-Ming (2010) Intrinsic limits of subthreshold slope in biased bilayer graphene transistor. In: Applied Physics Letters, 96 (12).

Jayaraman, Balaji and Singh, Vijay Raj and Asundi, Anand and Bhat, Navakanta and Hegde, Gopalkrishna M (2010) Thermo-mechanical characterization of surface-micromachined microheaters using in-line digital holography. In: Measurement Science and Technology, 21 (1).

Bagga, Shobi and Bhat, Navakanta and Mohan, S (2009) LPG Gas-Sensing System With SnO2 Thin-Film Transducer and 0.7-mu m CMOS Signal Conditioning ASIC. In: IEEE Transactions on instrumentation and Measurement, 58 (10). pp. 3653-3658.

Jayaraman, Balaji and Bhat, Navakanta and Pratap, Rudra (2009) Thermal characterization of microheaters from the dynamic response. In: Journal of Micromechanics and Microengineering, 19 (8).

Deepak, GC and Bhat, Navakanta (2009) RF Sputtered Er2O3 Thin Films as High-k Gate Dielectrics for Germanium MOS Devices. In: Advanced gate stack, source/drain, and channel engineering for si-based cmos 5: new materials, processes, and equipment, 19 (1). pp. 175-181.

Majumdar, Kaushik and Bhat, Navakanta (2008) Bandstructure effects in ultra-thin-body double-gate field effect transistor: A fullband analysis. In: Journal of Applied Physics, 103 (11). 114503-1-114503-9.

Harish, BP and Bhat, Navakanta and Patil, Mahesh B (2007) On a Generalized Framework for Modeling the Effects of Process Variations on Circuit Delay Performance Using Response Surface Methodology. In: IEEE Transactions on Computer - Aided Design of Integrated Circuits and Systems, 26 (3). pp. 606-614.

Harish, BP and Bhat, Navakanta and Patil, Mahesh B (2006) Analytical modeling of CMOS circuit delay distribution due to concurrent variations in multiple processes. In: Solid-State Electronics, 50 (7-8). pp. 1252-1260.

Srinivasan, R and Bhat, Navakanta (2006) Effect of gate-drain/source overlap on the noise in 90 nm N-channel metal oxide semiconductor field effect transistors. In: Journal of Applied Physics, 99 (8). 084505-084505.

Gupta, AK and Bhat, Navakanta (2005) On the performance analysis of a class of neuron circuits. In: Analog Integrated Circuits and Signal Processing, 44 (3). pp. 293-302.

Venkatesh, C and Pati, Shashidhar and Bhat, Navakanta and Pratap, Rudra (2005) A torsional MEMS varactor with wide dynamic range and low actuation voltage. In: Sensors and Actuators A: Physical, 121 (2). pp. 480-487.

Srinivasan, R and Bhat, Navakanta (2005) Scaling characteristics of $f_{NQS}$ and $f_t$ in NMOSFETs with and without supply voltage scaling. In: Journal of Indian Institute of Science, 85 (4). pp. 195-200.

Srinivasaiah, HC and Bhat, Navakanta (2005) Characterization of sub-100nm CMOS process using screening experiment technique. In: Solid-State Electronics, 49 (3). pp. 431-436.

Gupta, Amit K and Bhat, Navakanta (2004) Back-Gate Effect to Generate Derivative of Neuron Activation Function. In: Analog Integrated Circuits and Signal Processing, 41 (1). pp. 89-92.

Srinivasaiah, HC and Bhat, Navakanta (2003) Monte Carlo analysis of the implant dose sensitivity in 0.1 &#u00B5;m NMOSFET. In: Solid-State Electronics, 47 (8). pp. 1379-1383.

Srinivasaiah, HC and Bhat, Navakanta (2003) Mixed-Mode Simulation Approach to Characterize the Circuit Delay Sensitivity to Implant Dose Variations. In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22 (6). 742 -747.

Saxena, Prashant Kumar and Bhat, Navakanta (2003) SEU Reliability Improvement Due to Source-Side Charge Collection in the Deep-Submicron SRAM Cell. In: IEEE Transactions on Device and Materials Reliability, 3 (1). pp. 14-17.

Maitra, Kingsuk and Bhat, Navakanta (2003) Analytical approach to integrate the different components of direct tunneling current through ultrathin gate oxides in n-channel metal–oxide–semiconductor field-effect transistors. In: Journal of Applied Physics, 93 (2). pp. 1064-8.

Patent

Bhat, Navakanta and Mukherjee, Sugato (2002) Yield and speed enhancement of semiconductor integrated circuits using post-fabrication transistor mismatch compensation circuitry. Patent Number(s) WO 02073658 A2. Patent Assignee(s) Indian Institute of Science.

This list was generated on Thu Dec 18 08:56:12 2014 IST.