ePrints@IIScePrints@IISc Home | About | Browse | Latest Additions | Advanced Search | Contact | Help

Browse by Author

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Group by: Item Type | No Grouping
Number of items: 2.

Conference Paper

Rao, Srikanth M and Nandy, SK (2000) Controller Redesign Based Clock and Register Power Minimization. In: 2000 IEEE International Symposium on Circuits and Systems. ISCAS 2000, 28-31 May, Geneva,Switzerland, Vol.3, 275-278.

Rao, Srikanth M and Nandy, SK (2000) Power minimization using control generated clocks. In: 37th Design Automation Conference, 5-9 June, 2000, Los Angeles, USA, 794 -799.

This list was generated on Sat Oct 19 12:33:49 2019 IST.