ePrints@IIScePrints@IISc Home | About | Browse | Latest Additions | Advanced Search | Contact | Help

Browse by Author

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Group by: Item Type | No Grouping
Number of items: 2.

Conference Paper

Sathe, Chaitanya and Mahapatra, Santanu (2007) Modeling and Analysis of Noise Margin in SET Logic. In: 20th International Conference on VLSI Design held jointly with the 6th International Conference on Embedded Systems, JAN 06-10, 2007, Bangalore.

Journal Article

Sathe, Chaitanya and Dan, Surya Shankar and Mahapatra, Santanu (2008) Assessment of SET Logic Robustness Through Noise Margin Modeling. In: IEEE Transactions on Electron Devices, 55 (3). pp. 909-915.

This list was generated on Tue Sep 24 14:21:23 2019 IST.