|
 | Up a level |
Shah, Jimit and Raghunandan, KS and Varghese, Kuruvilla (2012) HD resolution intra prediction architecture for H.264 decoder. In: 2012 25th International Conference on VLSI Design , January 07-January 11, Hyderabad.
Anand, T and Varghese, Kuruvilla and Waghela, Yagnesh (2011) A scalable network port scan detection system on FPGA. In: 2011 International Conference on Field-Programmable Technology (FPT), 12-14 Dec. 2011, New Delhi.
Shah, Jimit and Raghunandan, KS and Varghese, Kuruvilla (2010) Area Optimized H.264 Intra Prediction Architecture for 1080p HD Resolution. In: 21st IEEE International Conference on Application-Specific Systems, Architectures and Processors, JUL 07-09, 2010, Rennes, FRANCE.
Divyasree, J and Rajashekar, H and Varghese, Kuruvilla (2008) Dynamically Reconfigurable Regular Expression Matching Architecture. In: 20th IEEE International Conference on Application-specific Systems, Architectures and Processors 2008 (ASAP 2008), 2-4 July 2008, Leuven.
Jedhe, Gajanan S and Ramamoorthy, Arun and Varghese, Kuruvilla (2008) A Scalable High Throughput Firewall in FPGA. In: 16th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, APR 14-15, 2008, Stanford, CA, pp. 43-52.
Jedhe, Gajanan S and Ramamoorthy, Arun and Varghese, Kuruvilla (2008) A Scalable High Throughput Firewall in FPGA. In: 16th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, APR 14-15, 2008, Stanford, CA,.
